☆ Yσɠƚԋσʂ ☆@lemmy.ml to

RISC-V@lemmy.mlEnglish · 4 months ago

XiangShan - an open-source high-performance RISC-V processor project

0

cross-posted to:
hackernews

15

XiangShan - an open-source high-performance RISC-V processor project

☆ Yσɠƚԋσʂ ☆@lemmy.ml to

RISC-V@lemmy.mlEnglish · 4 months ago

0

cross-posted to:
hackernews

GitHub - OpenXiangShan/XiangShan: Open-source high-performance RISC-V processor

Open-source high-performance RISC-V processor. Contribute to OpenXiangShan/XiangShan development by creating an account on GitHub.

You must log in or register to comment.

Chat

RISC-V@lemmy.ml

You are not logged in. However you can subscribe from another Fediverse account, for example Lemmy or Mastodon. To do this, paste the following into the search field of your instance: !riscv@lemmy.ml

RISC-V (pronounced “risk-five”) is a license-free, modular, extensible instruction set architecture (ISA).

Youtube | Twitter

Other RISC-V communities on Lemmy

Visibility: Public

This community can be federated to other instances and be posted/commented in by their users.

39 users / day
110 users / week
150 users / month
331 users / 6 months
1 local subscriber
905 subscribers
86 Posts
53 Comments
Modlog

mods:
testman@lemmy.ml